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The electrostatic performance of p-type nanowires (NWs) made of InSb and GaSb,
with special focus on their gate capacitance behavior, is analyzed and compared to
that achieved by traditional semiconductors usually employed for p-MOS such as Si
and Ge. To do so, a self-consistent k·p simulator has been implemented to achieve
an accurate description of the Valence Band and evaluate the charge behavior as
a function of the applied gate bias. The contribution and role of the constituent
capacitances, namely the insulator, centroid and quantum ones are assessed. It is
demonstrated that the centroid and quantum capacitances are strongly dependent
on the semiconductor material. We find a good inherent electrostatic performance
of GaSb and InSb NWs, comparable to their Ge and Si counterparts making these
III-Sb compounds good candidates for future technological nodes.
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I. INTRODUCTION
In the downscaling roadmap of Metal-Oxide-Semiconductor Field-Effect-Transistors
(MOSFETs), industry has already reached the milestone of transition from planar to
three-dimensional devices enforced by the necessity of controlling the Short Channel Ef-
fects (SCEs). In this context, nanowires (NWs) have been postulated as the most efficient
structure to reduce SCEs as they provide a higher gate electrostatic control of the channel
compared to other multigate devices. In addition, the requirements of both high perfor-
mance and low power devices demand the use of materials different to Si, able to reduce the
supply voltage while maintaining or increasing the on current (ION).
In this scenario, and due to their high bulk mobility, III-V materials have attracted exten-
sive research interest in recent years1, being recognized as promising building blocks for the
next generation of electronics and photonics2. Most of current works in the literature focus
on n-type devices, where materials such as GaAs, InAs and InGaAs have already demon-
strated impressive performance. Unfortunately, the enhancement in the electron mobility of
these materials is not accompanied by a similar enhancement in the hole mobility, resulting
in a poorer performance for pMOS transistors. To achieve fully operational complementary-
MOS (CMOS) circuits, the tolerable asymmetry between both transistors cannot be very
marked, and thus, the search for a high performance nMOS is bound to find its equivalent
pMOS. Several materials are currently being investigated as technologically feasible p-type
channels, being Ge one of the preferred choices due to its high bulk mobility3. Nonethe-
less, increasingly more attention has been focused on antimonide compounds, such as InSb
and GaSb, owing to their excellent bulk hole mobilities among the rest of III-V compounds4.
Particularly, GaSb has demonstrated the ability to provide both, high bulk hole and electron
mobility, ∼1400 cm2 V−1 s−1 and 7000 cm2 V−1 s−1, respectively5.
A high mobility, however, does not guarantee a good performance. A potential substitute
of silicon must also guarantee a large charge modulation in the channel, namely a good
electrostatic control of it. This characteristic of a device is mainly determined by the gate
capacitance and the inversion charge. In this sense, III-V materials have been largely accused
to be affected by a Density of States (DOS) bottleneck. However, there are few studies
dealing with this issue and its impact on the overall performance of pMOS NWs.
To this purpose, in this work we address the electrostatic properties and gate capacitance
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FIG. 1. Geometry of the cylindrical NW, where Tins is the gate insulator thickness and R the
semiconductor radius.
of GaSb and InSb NWs, and compare them to that achieved by Si and Ge devices, assessing
whether the expected high mobility of these compound semiconductors may be degraded
by a poorer electrostatic performance.
The outline of the paper is as follows. First, Section II describes the numerical simulator
developed for this study and the main parameters employed to model each material. Next,
in Section III, the main results regarding the bandstructure, charge distribution and gate
capacitance for the different NWs are shown and analyzed, focusing on the main differences
between the four considered materials. That Section also provides insights on the influence
of the insulator capacitance, which is modified by changing the dielectric material. Finally,
the main conclusions of this work are drawn in Sec. IV.
II. NUMERICAL SIMULATOR
In this study we are interested in the electrostatic behavior of cylindrical gate-all-around
(GAA) p-type NWs made of four different materials: two III-V antimonides, GaSb and
InSb, and two group IV semiconductors, Si and Ge. Particularly, we have studied NWs
with 5nm diameter oriented along the [111] direction (Fig. 1), since this orientation exhibits
the best transport properties for holes in Si and Ge9–11. To allow a fair comparison of the
electrostatics, the same high-κ insulator, Al2O3, with thickness Tins = 1.5nm and relative
dielectric constant εr = 9, is considered in all cases. This way, the contribution of the
insulator capacitance (Cins) is identical for all the NWs and the comparison can be focused
3
on the channel material.
In order to describe the electrical performance of the semiconductor NWs under study,
we have used a self-consistent solver for the two-dimensional (2D) Schro¨dinger and Poisson
equations in the transversal cross-section of the cylindrical GAA NWs. The effective mass
approximation with non-parabolic corrections has demonstrated to provide a simple but
accurate description of the band structure of III-V compounds close to the Conduction
Band (CB) minimum and has, therefore, been used in similar studies of n-type NWs12.
However, this method fails in the description of the more complex Valence Band (VB) of
group IV (Si, Ge) and III-V semiconductors due to the coupling of the different subbands
encompassing the VB: Heavy Holes (HH), Light Holes (LH) and Split-Off (SO). Thus, to
achieve an accurate description of the VB of such materials, it is mandatory to use a model
which accounts for the coupling between these subbands.
In this work, the k·p method, which explicitly accounts for the coupling between VB
subbands has been implemented to calculate the VB structure and the associated envelope
wave functions13–15. The k·p simulation scheme employs a reduced set of parameters which
can be obtained semi-empirically as they are tuned with other atomistic descriptions. The
results presented in this work have been benchmarked against atomistic methods, such as
Tight-Binding (TB), providing a good agreement around the band edges6,14. For indirect
gap materials, such as Si and Ge, a six-band model is accurate enough since the different
Si Ge GaSb InSb
Eg (eV) 1.17 0.742 0.812 0.235
∆SO (eV) 0.044 0.286 0.76 0.81
EP (eV) − − 18.0 23.3
mc − − 0.039 0.0135
γ1 3.55 13.27 13.4 34.8
γ2 0.65 4.32 4.7 15.5
γ3 1.26 5.61 6.0 16.5
εr 11.7 16.2 15.7 16.8
Ξ0 (eV) 4.05 4.00 4.06 4.59
TABLE I. k·p parameters for Si6, Ge7, GaSb and InSb8.
4
subbands forming the VB are considered explicitly, whereas the rest of bands, including the
CB, are regarded as remote. However, for direct materials with a small gap, such as the
III-Sb compounds here analyzed, the proximity of the CB to the VB has a non negligible
influence on the resulting VB structure. The CB can also be explicitly accounted for in an
eight-band k·p model16. The implemented model uses a set of semi-empirical parameters
directly related to the different anisotropic effective masses of the involved subbands, the
so-called Luttinger parameters, that can be found in the literature8. These parameters are
valid for both, six-band and eight-band k·p models. However, for the latter, they have to
be reduced to exclude the effect of the CB, which is explicitly taken into account in the
model16. The k·p parameters used in this study, and the references from where they have
been extracted, are presented in Table I. The Kane coupling parameter EP has been reduced
for GaSb, as suggested in17, to avoid the appearance of spurious solutions.
III. RESULTS AND DISCUSSION
A. Valence Band bandstructure
Figure 2 depicts the VB of the four NWs with the different materials: from top to bottom
and left to right, Si, Ge, GaSb and InSb, respectively. Two different gate overdrive voltages,
VG−VT (with VT the threshold voltage), are depicted for each of these devices, 0V (left) and
−0.4 V (right). Here, VT has been evaluated as the voltage that maximizes d2Qi/ dV 2G18,
where Qiis the semiconductor charge. The depicted bandstructures energies are referred to
the maximum of the VB, and the Fermi energy is represented as an horizontal dashed line.
Additionally, Fig. 3 plots the DOS as a function of the energy for each of the devices and
biases considered in Fig. 2.
The VB structure calculated with the k·p method has been re-ordered using an algo-
rithm that minimizes the changes of the subband group velocity19. As a result, although
the VB structure in the NW is the result of a mix between the bulk hole subbands (HH,
LH and SO), Fig. 2 shows that we can still sort the resulting them into HH-dominated
(HHD) subbands and LH-dominated (LHD) subbands, exhibiting two trends corresponding
to different curvatures. HHD subbands have lower curvature and group velocity, and higher
DOS than the LHD ones.
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FIG. 2. Bandstructure for 5nm diameter cylindrical NWs with channel materials: Si (upper left),
Ge (upper right), GaSb (bottom left) and InSb (bottom right), at a gate overdrive voltage of 0V
(left) and −0.4 V (right). The energy is referred to the VB edge, and the Fermi level is depicted
as a dashed line.
At a first glance, the Si device presents the highest DOS due to: i) the larger number of
subbands per unit energy, and ii) their lower curvature, both for HHD and LHD subbands.
The Ge, InSb and GaSb NWs exhibit similar bandstructures, where the HH band is much
less influential, resulting in just one HHD subband and a lower DOS. When increasing the
gate overdrive voltage from 0 V to −0.4 V, a reduction in the energy distance between the
HHD and the LHD subbands, and also between the first and second LHD subbands is
observed for all materials (Fig. 2) resulting in an increased DOS (Fig. 3).
B. Hole distribution and centroid
Employing the bandstructure and wave functions obtained from the k·p simulations, the
charge distribution can be evaluated. Our results show an almost isotropic behavior of the
charge for the four devices under study, due to the [111] orientation considered. Fig. 4
depicts the radial hole distribution p(r) in the NWs made of different materials (dotted line
for Si, solid line for Ge, dash-dotted for GaSb and dashed for InSb) when two different gate
overdrive voltages are considered: 0V (a) and −0.4 V (b).
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FIG. 3. DOS evaluated for 5nm diameter cylindrical NWs with four different channel materials:
Si (upper left), Ge (upper right), GaSb (bottom left) and InSb (bottom right), at a gate overdrive
voltage of 0V (left) and −0.4 V (right). The energy is referred to the VB edge, and the Fermi level
is depicted as a dashed line.
In the subthreshold and near-threshold regimes, Fig. 4(a), the charge for all the devices
presents a quite similar trend, with the maximum located at the device center. Nevertheless,
when the applied gate voltage increases, Fig. 4(b), the charge distribution is shifted towards
the semiconductor-insulator interface, presenting a clear peak far from the device center for
Si and Ge, whereas for GaSb and InSb it exhibits a broader flat hole distribution at the
center of the NW.
The displacement of the charge towards the semiconductor-insulator interface can be
quantitatively evaluated using the charge centroid20,21. We will consider the logarithmic
weighting of the hole distribution proposed in21, which is closely related to the gate ca-
pacitance analyzed in the next Section. So that, the centroid (∆) of the hole distribution,
referred to the semiconductor-insulator interface, is calculated as:
∆ = R (1− exp (−2pixi)) (1)
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FIG. 4. Hole density along the radial axis for 5nm cylindrical NWs made of different materials (Si
dotted blue, Ge solid red, GaSb dash-dotted orange and InSb dashed green) at a gate overdrive
voltage of 0V (a) and −0.4 V (b). Vertical lines and symbols denote the position of the centroid
∆ for each material: circle for Si, triangle for Ge, star for GaSb and square for InSb. r = 0
corresponds to the center of the NW.
with xi defined as:
xi =
1
2pi
∫ R
0
r log(R
r
) p(r) dr∫ R
0
r p(r) dr
. (2)
Figure 4 indicates the position of the centroid with a vertical line and a symbol laying on
their respective curves. At low charge densities (VG−VT = 0 V), carriers are mainly located
close to the center of the device in all the cases and very similar values are found for the
centroid. For large overdrive voltages (VG− VT = −0.4 V), the charge centroid moves closer
to the interface, more markedly for Si than for the other materials.
Figure 5 provides deeper insight in the dependence of the centroid on VG − VT for the
four devices under consideration. As can be seen, the Si device has the lower value for the
whole range of gate overdrive voltages analyzed. In the subthreshold regime, the centroid
remains constant showing similar results regardless the material considered consistently with
the charge distribution presented in Fig. 4. When the device gets into inversion, the charge
centroid decreases, (as the charge is shifted towards the interface) with different trends for
each material. Si shows the largest modulation of the centroid with VG, whilst InSb shows
the smallest. With the exception of Si, a noteworthy reduction on the centroid control by
the gate is observed when VG− VT < −0.2 V. As it will be shown next, this slope reduction
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FIG. 5. Variation of the centroid position with respect to the semiconductor-insulator interface for
the same devices as in Fig. 4.
has a direct effect on the gate capacitance of those devices.
C. Gate Capacitance
The best figure to assess the gate control over the channel charge is the gate capacitance,
CG. With the reduction of the channel length, it has become challenging to keep high values
for CG, being this one of the main reasons to employ GAA geometries. Thus, a comparison
of this magnitude for the four devices under consideration will provide a good measure of
their electrostatic performance.
For the cylindrical GAA under study, and assuming an isotropic distribution of the charge
density in the cross-section, the Gauss’s Law is straightforwardly applicable. Thus, CG can
be regarded as the contribution of three series capacitances:
1
CG
=
1
Cins
+
1
Cc
+
1
Cq
(3)
As aforementioned, the same dielectric (Al2O3) has been considered throughout this work,
(Tins = 1.5 nm and εins = 9ε0). So that, Cins can be evaluated as:
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Cins =
2piεins
ln
(
1 + Tins
R
) (4)
where εins is the insulator dielectric constant, and the rest of the parameters have been
previously defined. Cc and Cq are the centroid and quantum capacitance terms, respectively,
that can be evaluated as:
Cc =
∂Qi
(∂ψs − ψc) (5)
and
Cq =
∂Qi
∂ψc
(6)
where ψc and ψs correspond to the potential evaluated at the device center and the
semiconductor-insulator interface, respectively. Cc and Cq can be combined into the so-
called inversion capacitance Cinv = ∂Qi/∂ψs. Cq, has been related to the finite DOS
resulting from quantization18,22. As for Cc, it can be calculated as
21,23:
1
Cc
=
xi
εs
+
Qi
εs
dxi
dQi
(7)
where εs is the semiconductor dielectric constant and xi was defined in (2), remarking
the close relation between Cc and the charge centroid
21.
In Fig. 6, the gate capacitances and their components are depicted for the four materials
considered here. We observe a similar trend on the total gate capacitance for all of them. The
Si device provides the highest value of CG in the whole range of gate voltages but the rest of
materials show a comparable performance in terms of CGwith a maximum variation of 15%
in strong inversion. For a better understanding of the behavior of each device, the different
constituent capacitances must be analyzed. As aforementioned, Cins is the same for the four
devices, so we will restrict our analysis to Cq and Cc. Due to the extremely low values of
Cq in the subthreshold regime, the influence of Cins and Cc in the total capacitance can be
neglected in this range. For gate voltages close to VT and slightly higher, CG is influenced
by both Cc and Cq. In Si, the faster enhancement of Cq, due to the larger DOS, is spoiled
by a low Cc. For Ge, InSb and GaSb, Cq increases more softly, remaining below 20 pF cm
−1
up to VG−VT around −0.2 V. This DOS bottleneck is, however, compensated by the higher
Cc with respect to Si, in weak inversion. The behavior of Cc is controlled by the dielectric
constant of the semiconductor and the centroid. For Si, the lower semiconductor dielectric
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FIG. 6. Gate capacitance CG for 5nm cylindrical NWs with different materials (Si in blue dotted
line, Ge in red solid line, GaSb in orange dash-dotted line and InSb in green dashed line) as a
function of the gate overdrive voltage VG− VT. The constituents capacitances Cins, Cc and Cq are
also depicted.
constant, makes the Cc term lower than for Ge, InSb and GaSb for small gate overdrives.
Nevertheless, as the gate voltage becomes more negative, this effect is compensated by the
smaller value of the centroid (see Fig. 5). The centroid warping in Fig. 5 also explains the
degradation of Cc in Ge, InSb and GaSb. In spite of this degradation, GaSb provides similar
Cc values as compared to Si for VG − VT ≤ −0.4V.
From Fig. 6 it can be observed that the total gate capacitance is limited by the low value
of Cins, which veils the effect of the rest of capacitances for large overdrive voltages. This
capacitance does not depend on the channel material, and can be raised by using higher
κ materials as gate insulators. New simulations have thus been carried out with HfO2, a
high-κ dielectric with εins = 25ε0 and Tins = 1.5 nm. Fig. 7 compares CG as a function of
the overdrive voltage for the four semiconductors and the two insulators, Al2O3 and HfO2.
As can be seen, CG values achieved with HfO2 double those attained with Al2O3. Again,
the Si device presents the best performance in terms of gate capacitance, but GaSb holds
the comparison showing an excellent electrostatics behavior in the whole range of applied
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FIG. 7. Gate capacitance CG for 5 nm cylindrical NWs with two different high-κ insulators, Al2O3
and HfO2, with a similar thickness of 1.5 nm. Si in blue dotted line, Ge in red solid line, GaSb in
orange dash-dotted line and InSb in green dashed line as a function of the gate overdrive voltage
VG − VT.
bias. On the other hand, Ge and InSb NWs show similar trends with a slight reduction as
VG−VT becomes more negative. Hence, these results demonstrate the excellent electrostatic
performance, in terms of gate capacitance, of the p-channel antimonide NWs considered in
this study. In particular, GaSb is the most attractive alternative as it provides CG values
similar to Si in addition to the already demonstrated excellent transport properties.
IV. CONCLUSION
A comprehensive study of the electrostatic performance of 5nm diameter NWs has been
carried out focusing on p-type channels made of four different materials: InSb, GaSb, Ge
and Si. To do so, we have developed a numerical simulator that self-consistently solves the
Poisson equation and the eight-band k·pmethod in the cross section of cylindrical NWs. Our
results indicate that, in spite of their lower effective mass and smaller density of states, GaSb
and InSb p-type NWs hold the comparison with Si and, in the case of GaSb, outperforms Ge
in terms of gate capacitance and inversion charge. Thus, their good electrostatic performance
combined with the expectation of superior transport characteristics place GaSb and InSb as
12
attractive alternatives for p-type CMOS logic based on NWs.
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